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Abstract—Presence of high defect rate in nanofabrics due to the
inadequate fabrication processes has held back the development
of emerging technology architecture. In this work, we propose
two repair techniques to provide high level of defect tolerance in
lookup table (LUT) based Boolean logic approach implemented
in nano/CMOS. Further, we demonstrate that direct application
of memory repair techniques is ineffective in dealing with high
defect rate in hybrid nano/CMOS architecture. We show that
the proposed techniques are capable of handling more than
20% defect rate in hybrid nano/CMOS architecture with efﬁcient
utilization of spare units.
I. INTRODUCTION
Hybrid nano/CMOS architecture has shown promise in
bridging the gap between CMOS and emerging technolo-
gies [1]. Tremendous gain in device density that can be
achieved using nanoscale systems presents a compelling case
for developing hybrid nano/CMOS computing architecture [2],
[3], [4] where unreliable but highly dense nano/molecular
systems are used to provide data storage and computation
while CMOS components are utilized for interfacing and
for highly critical circuit operations. It is acknowledged that
due to high defect rate associated with nanotechnology, it
is unlikely to compete with CMOS for general purpose
computing in the near future and hence defect tolerance is
necessary. Recently, error correcting techniques (ECC) have
been proposed to improve the yield of hybrid nano/CMOS
architecture in [5]. However, the reported ECC techniques
are mainly used for the suppression of soft errors rather
than physical defects i.e. maintaining the fault tolerance level
rather than enhancing defect tolerance. Reconﬁguration [6] is
another technique that can circumvent physical defects by ﬁrst
mapping defects on reconﬁgurable fabrics then synthesizing
a feasible conﬁguration to realize an application for each
nanofabric instance. While exact manufacturing defect rate
is not yet pinpointed, it is believed to exceed 10% [7].
Repair techniques are very effective in memory design and
this represents the starting point for this work. Traditional
CMOS memory repair algorithms, when applied to hybrid
nano/CMOS computational architecture, incur huge overhead
in the decoder circuitry, which is implemented in CMOS.
Moreover, as we will see later in this work, direct application
of memory repair techniques is ineffective in dealing with high
defect rate in nano/CMOS computational architecture. Most
of the earlier work in nano/CMOS co-design have targeted
memory [8] or crossbar architecture. To advance computa-
tional nanocircuits, new architectures must be pursued. One
such promising architecture is the Look-Up Table (LUT) based
Boolean logic approach considered in this paper.
LUT implementation targeted in this work, is an effective
functional-coding approach that provides low-level protection
of individual Boolean logic functions [9], [10]. We show
that our proposed repair techniques are capable of targeting
high defect rates using a tagging mechanism that results in
low CMOS overhead. This technique is called Tagged Repair
technique. We demonstrate the efﬁciency of the proposed
repair techniques on hybrid nano/CMOS circuits synthesized
into LUTs of different sizes. A further improvement in this
technique, in terms of targeted defect rate, has been achieved
by dividing the original LUT into smaller sub-LUTs (column-
wise). This approach, called the Modiﬁed Tagged Repair
technique, is capable of targeting higher defect rates (upto
20%), at a cost of extra CMOS tagging bits when compared
to Tagged Repair technique. The novelty of this work lies
in the development of highly efﬁcient repair techniques in
the context of emerging technology (nano/CMOS) architecture
implemented as LUTs. An added advantage of the proposed
techniques is reduced CMOS area overhead, as compared to
traditional memory repair algorithms that require physical to
logical address mapping [8]. To the best of our knowledge,
there are no reported repair techniques that target such high
defect rates in LUT based hybrid nano/CMOS architecture.
II. PROPOSED REPAIR TECHNIQUES
In this section we propose two repair techniques that have
been developed speciﬁcally for LUT based Boolean logic
approach implemented in nano/CMOS. The original algorithm
used in CMOS memory repair incurs a signiﬁcant CMOS area
overhead when applied to LUT based approach which will
nullify the device density gained by using nano components.
The modiﬁed algorithm involves replacing rows and columns
instead of blocks of defective units. We have also included
a tagging mechanism to isolate defective rows and columns.
Each row/column is associated with a CMOS tag that holds
one bit of information. A ‘1’ or ‘0’ tag value speciﬁes whether
or not a row/column is selected in the ﬁnal LUT after repair.
We refer to this technique as Tagged Repair technique. A
further improvement in this technique, in terms of targeted
defect rate, has been achieved by dividing the original LUT
into smaller sub-LUTs (column-wise). This approach, called
the Modiﬁed Tagged Repair method, is capable of targeting2
higher defect rates (upto 20%), at a cost of extra CMOS
tagging bits when compared to Tagged Repair technique.
A. Tagged Repair Technique
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Fig. 1. Tagged Repair Technique: (a) Implementation for a 2N £N LUT
with csp spare columns and rsp spare rows (b) Use of tags to repair columns
and rows
The aim of our proposed Tagged Repair technique is to
identify a defect-free instance of a LUT of size (2N (rows) £N
(columns)) within a defective fabric given a certain amount of
spare columns csp and spare rows rsp. Hence, a theoretical
estimation of the circuit failure rate of this technique reduces
to the calculation of the probability of the non-existance of a
subset of defect-free resources (2N £N) within the partially-
usable fabric
¡
(2N +rsp)£(N +csp)
¢
. We ﬁrst calculate the
probability P(col;L) of a column of size (r +L) is defective
(i.e. in which the total number of defective bits exceeds the
number of spare rows L). The probability of successfully
ﬁnding enough resources to create an instance of a given LUT
using our Tagged Repair technique where the number of spare
rows is L = rsp:
Psucc =
c+csp
å
x=c
µ
c+csp
x
¶
Pinst(x;rsp) (1)
where Pinst is the probability that n columns out of (c+csp)
are not defective and aligned. Pinst = f(P;c;csp;r;rsp) and P is
the defect rate. Therefore, the overall failure rate, Pfailure is:
Pfailure = 1¡Psucc (2)
Fig. 1(b) shows the implementation of the Tagged Repair
technique. This technique uses a tagging method to tag rows
and columns that are least defective. Initially the tags for
original 2N rows and N columns in LUT are set to 1 and tags
for spare rows and spare columns (rsp and csp respectively) are
set to 0. The implementation algorithm for this architecture is
presented below:
1: Initialize LUT size, spare rows and spare columns
2: Initialize all LUT tags
fSgcan Column-wise
3: for all i(< N) do
4: for all j(< csp) do
5: if totalDefects(csp(j)) < totalDefects(column(i))
(Tag(csp(j)) = 1, Tag(column(i)) = 0)
6: end for
7: end for
fRgepeat scan Row-wise
After the repair process, the tags will hold ‘1’ for the least
defective rows and columns and ‘0’ for the excluded ones.
The proposed architecture is comparatively simpler as it does
not require encoding/decoding circuitry that will also lead to
additional area overhead in CMOS domain (as compared to
other techniques such as [6], [11]).
B. Modiﬁed Tagged Repair Technique
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Fig. 2. Modiﬁed Tagged Repair Technique (a) Implementation for a 2N £N
LUT with csp spare columns and rsp spare rows (b) Use of tags to repair
columns and rows
To address even higher defect rates, we investigate a modi-
ﬁed technique as presented in Fig. 2 which is a modiﬁed im-
plementation of the previous Tagged Repair technique shown
in Fig. 1. In this technique instead of replacing entire columns,
we have split the columns in two equal sections before
applying tagging and replacement, to make more optimized
usage of the spare units.
In the Modiﬁed Tagged Repair technique, a successful
instantiation of a LUT on the fabric is achieved by successfully
instantiating each half of the LUT (2N¡1 £N) on the fabric
given the amount of spare columns csp for each half and
the spare rows rsp that is reserved for both of them. Eq.(3)
represents the total probability Psucc that can be used to
calculate Pfailure from Eq. 2. Variable i is the number of spare
rows used by our technique to repair the defective rows in the
ﬁrst half, whereas the rest of spare rows (rsp¡i) are used in
the repair of the second half of the LUT. Hence Psucc can be
computed as follows:
Psucc =
rsp
å
i=0
"
³c+csp
å
x=c
µ
c+csp
x
¶
Pinst(x;i)
´
£
³c+csp
å
x0=c
µ
c+csp
x0
¶
Pinst(x0;rsp¡i)
´# (3)3
The implementation algorithm used for this technique is
similar to Tagged Repair technique however slightly more
complex due to the split column implementation. In the
algorithm for Modiﬁed Tagged repair technique, the column-
wise scan needs to be done in two stages and the row-wise
scan will be done in a single stage. The reason for this is as
follows: since a 2N £N LUT will always have even number
of rows (2N), it is easy to use this approach in splitting the
columns halfway each of size 2N¡1. A similar approach to split
and tag columns cannot be used since the column length can
be odd or even depending on value of N and an odd value of
N cannot be split in two equal integers. The downside of this
approach is that it makes the technique more complex since
the number of column tags required will be double that of the
Tagged Repair technique (section III).
III. EXPERIMENTAL RESULTS
In this section we ﬁrst evaluate the performance of the
two proposed repair techniques (Tagged Repair and Modiﬁed
Tagged Repair). Simulations were performed on randomly-
generated symmetric LUTs where the probability of 0 and
1 are equal. The LUTs are of sizes ranging from 23 £3 to
26 £6. Larger circuits (such as ISCAS’85 benchmarks) with
even higher number of inputs and outputs can be synthesized
to smaller LUTs using synthesis tools such as Synplicity [12].
The circuit failure probability Pfailure, resulting from randomly
injecting m defects, is obtained by calculating the ratio of
defective LUTs after repair to the total number of simulation
iterations I = 5000. Targeted defect rate for a particular repair
technique is the maximum defect rate for which 0% failure rate
can be achieved. Redundancy (or Spares) is the percentage of
extra rows/columns that are allocated for repair. All the simula-
tions were carried out in C/C++. To demonstrate the limitation
of current memory repair techniques in the context of LUT
based hybrid nano/CMOS architecture, we simulated Repair
Most technique [8], that was proposed recently in the context
of hybrid nano/CMOS memory design. We compared the
results of Repair Most technique with our proposed techniques
to show the gain in repair efﬁciency. For implementation
details of Repair Most technique, please refer to [8]. The
simulations for Repair Most technique have been performed
by ﬁxing the values of column threshold (cth) at 3 and row
threshold (rth) at 1.
A. Simulation of the Proposed Techniques
Fig. 3 shows the plot of Failure rate Vs Defect rate using
Tagged Repair technique for different LUT sizes. As can be
seen, the Tagged Repair technique exhibits signiﬁcantly higher
defect tolerance (upto 17%) in the case of smaller sized LUTs
(such as 23£3 LUT) than larger LUTs (such as 26£6 LUT).
Hence synthesis of larger circuits into smaller LUTs will result
in improved defect tolerance for the targeted nano/CMOS
architecture. The results shown assume 100% redundancy (i.e.
csp = N and rsp = 2N ) with 0% DCCs in the LUTs.
As can be seen from the results shown in Fig. 4 the
modiﬁed technique further improves the defect tolerance of the
given LUT architecture when compared to the Tagged Repair
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Fig. 3. Plot of Failure rate Vs Defect rate using Tagged Repair technique
for different LUT sizes with 100% redundancy in rows and columns.
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Fig. 4. Plot of Failure rate Vs Defect rate using Modiﬁed Tagged Repair
technique for different LUT sizes with 100% redundancy in rows and columns.
technique. Taking an example of a 23 £3 LUT, we compare
the results of Fig. 3 with Fig. 4. It can be seen that while
the Tagged Repair technique can achieve 0% failure rate at
defect rates of upto 17%, the modiﬁed technique can target
defect rate upto 20%. This improvement in efﬁciency is due
to the more optimized usage (by splitting the columns in two
before applying repair) of the redundant spare units. Similar
improvement in repair efﬁciency can also be seen for other
LUT sizes.
Fig. 5 compares the efﬁciency of the proposed techniques
with the Repair Most technique [8] for LUTs of size 24 £4
LUT with 100% redundancy. As can be seen, the Modiﬁed
Tagged Repair technique targets the highest defect rate fol-
lowed by the Tagged Repair and Repair Most respectively. For
example, when the defect rate is 15%, the Modiﬁed Tagged
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Fig. 5. Comparative study of the proposed repair techniques with the Repair
Most technique for the failure rate of 24 £4 LUT with 100% redundancy4
Spares LUT
size
Repair
Most [8]
Tagged
Repair
(proposed)
Mod. Tagged
Repair
(proposed)
3x3 7.0% 10.0% 12.0%
25% 4x4 4.0% 5.0% 6.0%
6x6 2.0% 3.0% 4.0%
3x3 8.0% 11.0% 14.0%
50% 4x4 6.0% 9.0% 9.0%
6x6 2.0% 6.0% 6.0%
3x3 9.0% 17.0% 20.0%
100% 4x4 8.0% 14.0% 15.0%
6x6 2.0% 10.0% 11.0%
TABLE I
COMPARATIVE REPAIR COST OF THE PROPOSED TECHNIQUES AND THE
REPAIR MOST TECHNIQUE IN TERMS OF TARGETED DEFECT RATE
repair technique gives a failure rate of 0%, and the original
Tagged Repair technique gives a failure rate of 2%, whereas,
the Repair Most technique gives a failure rate of 90%.
B. Cost of Repair
A key advantage of our proposed techniques is that they
use considerably less redundancy (percentage of spare units)
to tolerate even higher defect rates compared to Repair Most
technique. The overall nanodevice area of the proposed tech-
niques (Fig. 1 and 2) for a 2N£N LUT with csp spare columns
and rsp spare rows will be (2N +rsp)£(N+csp)¡(rsp£csp).
However, due to the implementation architecture of Repair
Most technique, the total area (including original LUT and
the spare units) of the Repair Most implementation will be
(2N +rsp)£(N +csp) units/LUT. As as example, the total
nanodevice area in case of a 23£3 LUT implementation with
100% spares for the proposed techniques will be 3£23£3 =
72 units/LUT. Whereas for the Repair Most technique, the
total nanodevice area will be 4£23£3=72 units/LUT, which
is 25% higher. Table I shows the comparative repair cost of
the two proposed techniques with the Repair Most technique
in terms of targeted defect rate. It can be seen that in case
of a 23 £3 LUT, Modiﬁed Tagged Repair can target upto
12% defect with only 25% spares, Repair Most is not able
to target 10% defect rate even with 100% spares. The targeted
defect rate values given in this table have been rounded off to
the nearest 1%. Similarly the number of spare units has been
rounded off to the nearest whole number based on percentage
of spares.
The CMOS area overhead for the Tagged Repair technique
is (2N+rsp) single bit row tags and (N+csp) single bit column
tags. As an example, assuming 100% redundancy, the CMOS
area overhead for a 23£3 LUT using Tagged Repair technique
will be a total of 2£(23 +3) = 22 single bit tags. However,
the Modiﬁed Tagged Repair technique will require an extra
(N +csp) single bit column tags (making it a total of 2£
(N +csp) column tags). Hence the CMOS area overhead for
a 23 £3 LUT, with 100% redundancy, will be 2£(23 +3+
3) = 28 tags for a single 23 £3 LUT. Considering a single
bit SRAM cell requires 6 transistors [13], this will result in
(28¡22)£6 = 36 extra CMOS transistors/LUT as compared
to Tagged Repair technique. The overall CMOS area overhead
in terms of transistor count for other LUTs can be calculated
accordingly. The number of row tags for the Modiﬁed Tagged
Repair technique will be equal to the Tagged Repair technique.
IV. CONCLUSION
In this work we proposed two new repair techniques for
emerging technology (nano/CMOS) architecture implemented
as LUTs. We have presented theoretical equations and im-
plementation algorithm for our proposed repair techniques.
Simulation results have shown that our proposed techniques
are capable of handling upto 20% defect rates in LUT based
hybrid nano/CMOS architecture. We have also shown that
our repair efﬁciency of our proposed techniques is better
if circuits are synthesized in smaller sized LUTs. To the
best of our knowledge, the proposed methods are the only
techniques capable of targeting such high defect rates in
LUT implementation in hybrid nano/CMOS architecture. We
have also presented a detailed study of repair cost in terms
of percentage redundancy and an estimate of CMOS area
overhead for the proposed techniques.
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